

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The N82S126 (Open Collector Outputs) and the N82S129 (Tri-State Outputs) are Bipolar 1024-Bit Read Only Memories, organized as 256 words by 4 bits per word. They are Field-Programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard N82S126 and N82S129 are supplied with all outputs at logical "0". Outputs are programmed to a logic "1" level at any specified address by fusing a Ni-Cr link matrix.

The N82S126 and N82S129 are fully TTL compatible, and include on-chip decoding and two chip enable inputs for ease of memory expansion. They feature either Open Collector, or Tri-State outputs for optimization of word expansion in bussed organizations.


FEATURES

- ORGANIZATION - 256x4
- ADDRESS ACCESS TIME - 50 NS, MAXIMUM
- POWER DISSIPATION - 0.5mW/BIT, TYPICAL
- INPUT LOADING - (-100µA) MAXIMUM
- TWO CHIP ENABLE INPUTS
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTION
 - TRI-STATE (N82S129)
 - OPEN COLLECTOR (N82S126)
- NO SEPARATE "FUSING" PINS
- UNPROGRAMMED OUTPUTS ARE "0" LEVEL


APPLICATIONS

- PROTOTYPING / VOLUME PRODUCTION
- SEQUENTIAL CONTROLLERS
- MICROPROGRAMMING
- HARDWIRED ALGORITHMS
- CONTROL STORE
- RANDOM LOGIC
- CODE CONVERSION


PIN CONFIGURATION



BLOCK DIAGRAM




TYPICAL FUSING PATH




SIGNETICS 1024 - BIT BIPOLAR PROGRAMMABLE ROM (256X4 PROM) = N82S126/129

TYPICAL PROGRAMMING SEQUENCE



MANUAL PROGRAMMER

N82S126/129 PROGRAMMER




ELECTRICAL CHARACTERISTICS $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

| PARAMETER | TEST CONDITIONS ¹ | LIMITS | | | |
|--------------|--|--------|------------------|-----------|---------------|
| | | MIN | TYP ² | MAX | UNIT |
| VOL | "0" output voltage $I_{OUT} = 16\text{mA}$ | | | 0.5 | V |
| IOLK | Output Leakage Current (N82S126) \overline{CE}_1 or $\overline{CE}_2 = "1"$, $V_{OUT} = 5.5\text{V}$ | | | 40 | μA |
| $I_{O(off)}$ | Hi-Z state Output Current (N82S129) \overline{CE}_1 or $\overline{CE}_2 = "1"$, $V_{OUT} = 5.5\text{V}$ \overline{CE}_1 or $\overline{CE}_2 = "1"$, $V_{OUT} = 0.5\text{V}$ | | | 40 -40 | μA |
| VOH | "1" output voltage (N82S129) \overline{CE}_1 or $\overline{CE}_2 = "0"$, $I_{OUT} = -2.4\text{mA}$, "1" Stored | 2.4 | | | V |
| IIL | "0" input current $V_{IN} = 0.4\text{V}$ | | | -100 | μA |
| IiH | "1" input current $V_{IN} = 5.5\text{V}$ | | | 40 | μA |
| VIL | "0" level input voltage | | | .85 | V |
| VIH | "1" level input voltage | 2.0 | | | V |
| ICC | V_{CC} supply current | | 105 | 120 | mA |
| VIC | Input clamp voltage $I_{IN} = -18\text{mA}$ | | -0.8 | -1.2 | V |
| IOS | Output short circuit current (N82S129) $V_{OUT} = 0\text{volts}$ | -20 | | -70 | mA |

SWITCHING CHARACTERISTICS $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

| PARAMETER | TEST CONDITIONS | LIMITS | | | |
|-------------------|--|--------|------------------|-----|------|
| | | MIN | TYP ² | MAX | UNIT |
| PROPAGATION DELAY | | | | | |
| TAA | Address to output $C_L = 30\text{pF}$ | | 35 | 50 | ns |
| TCD | Chip disable to output $R_1 = 270\Omega$ $R_2 = 600\Omega$ | | 15 | 20 | ns |
| TCE | Chip enable to output | | 15 | 20 | ns |

AC TEST FIGURE AND WAVEFORM



NOTES:

1. Positive current is defined as into the terminal referenced.
2. Typical values are at $V_{CC} = 5.0\text{V}$, and $T_A = +25^{\circ}\text{C}$.

PROGRAMMING SPECIFICATIONS (Testing of these limits may cause programming of device) - $T_A = +25^\circ\text{C}$

| PARAMETER | TEST CONDITIONS | LIMITS | | | |
|---|--|--------|------|------|------|
| | | MIN | TYP | MAX | UNIT |
| POWER SUPPLY VOLTAGE | | | | | |
| VCCP ⁽¹⁾ To program | I _{CCP} = 350 ± 50 mA (Transient or steady state) | 8.5 | 8.75 | 9.0 | V |
| V _{CCH} Upper Verify Limit | | 5.3 | 5.5 | 5.7 | V |
| V _{CCL} Lower Verify Limit | | 4.3 | 4.5 | 4.7 | V |
| V _S ⁽²⁾ Verify Threshold | | 0.9 | 1.0 | 1.1 | V |
| I _{CCP} Programming supply current | VCCP = +8.75 ± .25 V | 300 | 350 | 400 | mA |
| INPUT VOLTAGE | | | | | |
| V _{IH} Logical "1" | | 2.4 | | 5.5 | V |
| V _{IL} Logical "0" | | 0 | 0.4 | 0.8 | V |
| INPUT CURRENT | | | | | |
| I _{IH} Logical "1" | V _{IH} = +5.5V | | | 50 | μA |
| I _{IL} Logical "0" | V _{IL} = +0.4V | | | -500 | μA |
| V _{OUT} ⁽²⁾ Output programming voltage | I _{OUT} = 200 ± 20 mA (Transient or steady state) | 16.0 | 17.0 | 18.0 | V |
| I _{OUT} Output programming current | V _{OUT} = +17 ± 1 V | 180 | 200 | 220 | mA |
| T _R Output pulse rise time | | 10 | | 50 | μs |
| t _p $\overline{\text{CE}}$ programming pulse width | | 1 | | 2 | ms |
| t _D Pulse sequence delay | | 10 | | | μs |
| T _{PR} Programming time | V _{CC} = VCCP | | | 2.5 | sec |
| T _{PS} Programming pause | V _{CC} = 0 V | 5 | | | sec |
| T _{PR} ⁽⁴⁾ Programming duty cycle | | | | 33 | % |
| T _{PR} + T _{PS} | | | | | |

PROGRAMMING PROCEDURE:

1. Terminate all device outputs with a 10kΩ resistor to VCC.
2. Select the Address to be programmed, and raise VCC to VCCP = 8.75 ± .25 V.
3. After 10μs delay, apply V_{OUT} = +17 ± 1 V to the output to be programmed. Program one output at the time.
4. After 10μs delay, pulse both $\overline{\text{CE}}$ inputs to logic "0" for 1 to 2 ms.
5. After 10μs delay, remove +17 V from the programmed output.
6. To verify programming, after 10μs delay, lower VCC to V_{CCH} = +5.5 ± .2V, and apply a logic "0" level to both $\overline{\text{CE}}$ inputs. The programmed output should remain in the "1" state. *Again, lower VCC to V_{CCL} = +4.5 ± .2V, and verify that the programmed output remains in the "1" state.*
7. Repeat steps 3 through 6 to program other bits at the same address.
8. After 10μs delay, repeat steps 2 through 7 to program all other address locations.

NOTES:

1. Bypass VCC to GND with a 0.01 μF capacitor to reduce voltage spikes.
2. Care should be taken to insure the 17 ± 1 V output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
3. V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

Continuous fusing for an unlimited time is also allowed, provided that